INTRODUCTION
There are several 8-bit microprocessor kits easily available to support an introductory course in this area. Although having been used in many 'handson' circumstances, ranging from short term knowledge updating seminars for electronic technicians, up to university-level courses in electronic engineering, these kits are based on architectures that reflect their distinct development environments. In fact, just a few years difference in these product development dates is enough to make them have little resemblance to each other, essentially due to the very fast rate of appearance of new components, as well as the continuous decrease in their price/performance ratio (just recall that many higher capacity EPROMs are now cheaper than their lower capacity counterparts, or that high performance liquid crystal displays-LCD's-are becoming common due to their low prices).
These architectural differences (either in hardware, or in software) in the available 8-bit microprocessor kits, as well as their distinct user interfaces, do not help towards achieving a practical feel for the different capabilities of the respective CPU's, which should be one of the aims of an introductory course. It thus usually happens that due to time restrictions, a particular CPU is chosen, the others being only slightly inferior.
This has for a consequence that each individual's preference for a particular microprocessor is most often the result of circumstances that have little or nothing to do with a conclusion drawn from an equal-basis comparison of the various components available.
On the other hand, and taking a second thought on this subject, it is easy to conclude that the most commonly used 8-bit microprocessors (essentially those from Zilog, Intel, and Motorola) are all based on the same internal architecture, differing only on the way it is implemented in each particular case. In fact, this generic architecture can easily be described on the basis of five types of blocks, as follows:
• a set of blocks to allow the interface with the external buses (address, data and control); • a block used to temporarily store the instruction to be executed (commonly called the 'instruction register'); • directly connected with this last block, another one that decodes which is the instruction to execute, and that is responsible for controlling the sequence of elementary operations corresponding to its execution (commonly called the 'instruction decode and control'); • a block charged with the execution of arithmetic and logic operations corresponding to the set of instructions supported by the microprocessor (commonly called 'ALU'); • finally, a set ofregisters intended to be places of temporary storage, some generic (like registers, accumulators, etc.), and some others devoted to predefined tasks (like storing the program counter, the stack pointer, and the status register).
The reader is invited to consult the respective data sheets for a comparison of the various microprocessors' block diagrams, which are not reproduced here in order to keep this introduction short. This similarity between the internal architectures of the most common 8-bit microprocessors leads thus to the conclusion that it would make sense to start an introductory course by describing this generic internal architecture, and then present the various microprocessors on an equal-importance basis, provided that a convenient set of kits were available. These kits should be all based on the same minimal architecture, and have the same user interface. These two aspects are related respectively to their hardware and software characteristics, and its importance comes from the fact that the time overhead associated with the familiarization with each particular kit would thus not exist.
The purpose of this work is precisely to describe a minimal modular architecture, in terms of its hardware and software components, developed with the aim of providing a common approach to be used on a first level course on 8-bit microprocessors.
The applications field for the proposed architecture covers a wide range of activities, from short term seminars up to more advanced studies, where its expansibility features would be used to develop larger systems for specific situations.
Finally, a few comments on some actual implementations will be made, and a short list of possible projects based on these implementations will be presented.
DESCRIPTION OF A MINIMAL MODULAR ARCHITECTURE
The following sections will now describe the hardware and software characteristics of the proposed architecture. Both descriptions will take place on a basis intended to be detailed enough to allow an easy understanding of its implementation, but also sufficiently generic as to make it independent of any particular microprocessor.
H ardward aspects
The hardware architecture can be seen in Fig. I , and has six main components: the central processing unit; the memory (ram and eprom); the parallel input/output; the input channel (a keyboard, which is the user-system link); the output channel (an LCD, which is the system-user link); and the decoder block.
The CPU is obviously the chosen microprocessor. The memory block is composed of two sockets-one for static RAM (volatile, or not), the other for EPROM-and a few jumpers to allow for the accommodation of different capacity devices, within a given range. This block remains unaltered whatever the microprocessor chosen.
The parallel I/O block is implemented using the corresponding microprocessor peripheral, in each case providing 16 parallel I/O lines. The input channel is a 24 key matrix keyboard (6 columns, 4 rows) which allows the user to communicate with the system. Ten of the sixteen I/O lines are used to interface the keyboard (6 output lines to rotate a zero through the columns, and four input lines to read the rows). This block remains unaltered whatever the microprocessor chosen.
The decoder is a combinational logic block which takes its inputs from the address and control buses, and provides the select signals for the various components, and eventually some modified control signals, when required. It is advantageously implemented with a bipolar PROM, which allows the use of the same single component, whatever the microprocessor chosen. Some particular implementations may also require the use of a sequential logic complement to allow for timing compatabilities.
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It is at this point worthwhile to add a few comments concerning system expansibility. In fact, more advanced applications could require the existence of further possibilities, such as an RS232C channel, or a real time clock. With this in mind, the decoder block should thus already provide the selection signals for the corresponding serial communications peripheral, and also for the real time clock component.
A final word goes for the layout, which sould be the same for all implementations, preferably with a detachable keyboard, so that all 16 parallel I/O lines could be available, when the foreseen application does not require the use of the keyboard.
Software aspects
Coming now to the software architecture, it is easy to conclude that any system monitor requires essentially four main routines, as follows:
• a system initialization routine, running on power-up, or when the reset condition is forced, and which programs all components to their specific functions; • an examine/substitute memory routine, which allows the user to examine or alter the contents of any memory position, according to an address previously indicated; • a routine which allows the user to run a program, either resident in EPROM, or previously included in RAM. This routine transfers the instruction execution sequence to an address previously indicated; • finally, a warmstart routine may prove very useful to the user. It should be invoked by some type of breakpoint instruction (restart, software interrupt, etc.), and its execution should send to the display the contents of the microprocessor registers, thus helping the user to debug his own programs.
The definition of these four main routines is in fact an important step, since it enables the specification of the sequence of messages to be exchanged between both parts (user, system), i.e., it defines which keys are necessary (construction of messages from the user to the system), and which messages should be displayed (construction of messages from the system to the user).
The following attributes are then allocated to the keyboard, as shown in Fig. 2 . Note that:
• the 'next step' key (--+) has a somewhat dual function, since it is used either to validate an address (when an address specification is required, both in the run routine, or in the examine/substitute memory routine), or to increment the actual address (in the examine/substitute memory routine, but after an address has been validated). It is thus designated neither as 'enter', nor as 'next position', but as a more generic 'next step', since it really allows the user to move ahead from the actual state. • a few keys are left free. Also, the inclusion of a shift key (to be software implemented) will duplicate the number of attributes, in case any user application requires a larger number of possibilities.
Referring now to the messages to be sent from the system to the user (displayed messages), it is easy to conclude that two out of the four main routines will have a characteristic display that is independent of the microprocessor chosen. These are the cases of the run and examine/substitute memory routines, to which the messages shown in Fig. 3 were assigned. The system initialization routine could also have the same characteristic display, but it is perhaps more convenient that the log in message includes the reference of the microprocessor used in each particular implementation.
Finally, and since the warms tart routine is intended to show the contents of the microprocessor registers, it has a characteristic display that is obviously dependent upon each microprocessor.
The complete set of all necessary routines can then be enumerated as follows:
• a system initialization routine (SYSINI), already described; • an examine/substitute memory routine (ESM), already described; • a routine to allow program execution (RUN), already described; • a warmstart routine (WSTART), also already described; • a routine that keeps dealing with the keyboard (RDKEYB) until it detects a key closure, and then sends back the corresponding code; • a routine to rotate a buffer in memory (ROTBUF), of either two or four digits, and which is invoked each time a new digit is entered, respectively for data or address specification; • a routine to send the contents of a buffer to the display (DSPBUF). Once again, this can be either a two (data) or four (address) digits buffer; • a routine which sends data codes (for characters) or control codes (for commands) to the display (LCDOUT); • finally, a routine that stores all the messages (MSGLIB) corresponding to the four main routines.
These nine routines are shown in Table I which gives their functional dependencies, as well as their input/output parameters. Each ' §' signal indicates the routines called by each horizontal entry. Each routine has a high level specification of the set of tasks to be executed, such as is illustrated below for the ESM case: All nine routines are written as individual modules of source code, and then assembled and linked together, generating a single module of object code, which is then transferred to an EPROM. This modular approach has the advantage that it results in a very clear software architecture, absolutely independent of the microprocessor chosen. The linker output lists the physical addresses allocated to each routine, which are then also available to the user for his own applications. It is also worthwhile to mention that this approach greatly enhances software expansibility, since each new module (for example, to deal with a serial channel, or with a real time clock, both resultant from eventual hardware expansions) can just be linked together with the existing routines, thus ending in an homogeneously expanded system. SOME COMMENTS ON ACTUAL IMPLEMENTATIONS The first implementation of this architecture took place around an MC6802 CPU (Motorola), which was chosen due to its fairly transparent instruction set, thus considered an adequate choice for first-time practitioners in the area.
A Z80 implementation briefly followed as a result of students' work, showing that it is very easy to adapt the described architecture to any common 8-bit microprocessor. SOME SUGGESTED PROJECTS Since the decoding block already provides some select signals to ease system expansion, it is now of interest to list some suggested projects intended for more experienced users.
A first suggestion corresponds to the implementation of an RS232C serial link, in order to allow interconnection to a large range of external equipment.
As previously described, the chip select signal for the corresponding microprocessor peripheral is also available as an output of the decoding PROM, so this task consists essentially in developing the necessary software. This may prove to be a very interesting project, since the connection to a PC serial port will allow the user to develop his applications using readily available tools for any PC-compatible (editor, assember, linker) and then to download the code to the kit for immediate execution.
Another interesting project involves the inclusion of a real time clock to allow for time-dependent execution of actions. The actual versions implemented included the decode signals for the Dallas Semiconductor DS1287 real time clock (an upgrade of the MC6818), which besides a very attractive internal architecture, also includes a lithium battery, complete time base including crystal, and the possibility of Intel or Motorola timings (connection to the Z80 is also fairly simple).
A varied range of other projects could also be recommended, such as interfaces for analog signals acquisition, inclusion of relay outputs (solid state, or not), tape interface for acquired data storage, etc.
FINAL COMMENTS Actual results obtained through usage of these kits highlight two main conclusions, as follows:
• the proposed architecture leads to a fairly straighforward implementation, both from its hardware or software viewpoints, while remaining a sufficiently high level specification, such as to allow easy conversion between various 8-bit microprocessors; • it has provided a means to support students' enthusiasm in dealing with various microprocessors, thus bringing a rewarding result in what concerns our original aim of making it possible to present a practical comparative analysis of the most common of such components.
Anyone interested in the detailed hardware diagrams and PCB routings, as well as the source code listings and linker data, for the existing implementations, may contact either of the authors at the above address.
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